View of Architectural and System-Level Fault Tolerance Strategies for Safety-Critical Embedded Processors: Integrating Lockstep Execution, Soft Error Resilience, And Recovery Mechanisms

Return to Article Details Architectural and System-Level Fault Tolerance Strategies for Safety-Critical Embedded Processors: Integrating Lockstep Execution, Soft Error Resilience, And Recovery Mechanisms Download Download PDF